

## FPGA – System Designer

## 5-days session

Title	FPGA - System Designer
Overview	This training will allow current students, engineers and firmware designers to have
	the required skills and know-how for designing and coding HDL modules for complex
	FPGA architectures. We will cover also FPGA design examples for Deep Learning and
	Artificial Intelligence (AI).
	The course/training will mainly focus on the following items:
	<ul> <li>FPGA architecture and resources: Xilinx vs Intel/Altera</li> </ul>
	<ul><li>Xilinx Vivado design methodology</li></ul>
	<ul><li>Xilinx Zynq Processor</li></ul>
	<ul> <li>Xilinx HLS, SDSoC and SDAccel design methodologies</li> </ul>
	<ul><li>Xilinx Unified Software Tools (Vitis)</li></ul>
	■ FPGA – SoC communication
	<ul> <li>High speed communication protocols</li> </ul>
	<ul> <li>Synthesis and Implementation</li> </ul>
	<ul> <li>Metastability and MTBF issues</li> </ul>
	<ul><li>Design constraints</li></ul>
	■ Tcl scripting
	■ FloorPlanning
	<ul> <li>Partial Reconfiguration</li> </ul>
	<ul> <li>Timing Closure</li> </ul>
	■ Fan-out
	■ Pipelining
	<ul> <li>Designing and packaging IPs for FPGA</li> </ul>
	<ul> <li>FPGA inference design methodology for AI</li> </ul>
Labs	<ul> <li>Reset and clocking best practices</li> </ul>
	■ Clock generation and constraining
	<ul> <li>Clock Domain Crossing best practices</li> </ul>
	<ul> <li>Designing and constraining a DDR transfer</li> </ul>
	<ul> <li>MicroBlaze SoC Processor Design into FPGA</li> </ul>
	<ul> <li>Communicating between MicroBlaze and HDL modules</li> </ul>
	<ul><li>Embedding a TCP/IP software stack into FPGA</li></ul>
	Implementing a high-speed 10G optical link into FPGA
	Implementing a PCIe design to communicate the FPGA board and the PC
	<ul> <li>Hardware acceleration using SDSoC and SDAccel</li> </ul>
	<ul> <li>Running Embedded Linux on the FPGA board</li> </ul>
	<ul> <li>Running an AI engine into the FPGA board</li> </ul>
Audience	Firmware/FPGA or software engineers that intend to have a system level mastering
	of FPGAs to ease for them to take the lead for any future FPGA based project
Prerequisite	<ul> <li>VHDL or Verilog experience</li> </ul>
	<ul> <li>Basic knowledge of FPGA architecture</li> </ul>
Seats	[min = 8, max = 16]
Duration	5 days – 40 hours (50% courses, 50% Labs)